

WEEK 13 14

Combinational Circuits

a connected arrangement of logic gates with a ~~for~~ set of inputs & outputs.

- a) n binary input variables
- b) m binary output variables
- c) interconnection of logic gates



- generate binary control decisions & provides digital components required for data processing.
- ~~can~~ can be specified with Boolean functions, one for each output variable.

Combinational circuit design

- Problem Def.
- input, output variable
- Truth table that defines input/output relationship.
- Simplified Boolean fn. for each output
- logic diagram drawn.

Example: Half adder, full adder →

two simple arithmetic circuit

→ basic building blocks for more complex arithmetic circuit design.


Half Adder & Full Adder :

- addition of two bits → half-adder
- addition of 3 bits (two significant bits & a previous carry) → Full-adder.

Half-adder :

x	y	c	s
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

Truth table of HA



logic diagram of HA

$$s = x'y + xy' = x \oplus y \quad (\text{XOR gate})$$

$$c = xy \quad (\text{AND gate})$$

Full-Adder :

inputs			outputs	
x	y	z	c	s
0	0	0	0	0
0	0	1	0	1
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	1	0
1	1	0	1	1
1	1	1	1	1

$x, y \rightarrow$ two significant bits to be added


$z \rightarrow$ carry from the previous lower significant position.

x	y	z	00	01	11	10
x	y	z	0	1	1	0
0	0	0	0	1	1	0
0	0	1	0	0	0	1
0	1	0	1	0	0	1
0	1	1	0	1	1	0
1	0	0	1	0	0	1
1	0	1	1	1	1	0
1	1	0	1	0	1	1
1	1	1	1	1	1	1


$$s = x'y'z + x'yz' + xy'z' + xyz \\ = x \oplus y \oplus z.$$

Implementation of Full Adder in SOPs

$$S = x'y'z + x'yz' + xy'z' + xyz, \quad c = xy + xz + yz$$



$x'y'z$	00	01	11	10
xz	0		1	1
yz	1	1	1	0



Subtractors

Half - Subtractor

$$D = x'y + xy' \rightarrow \text{same as half adder}$$

$$B = x'y$$

x	y	B	D
0	0	0	0
0	1	1	1
1	0	0	1
1	1	0	0

Full Subtractor

$$D = x'y'z + x'yz' + xy'z' + xyz' \rightarrow \text{same as full adder}$$

$$B = x'y + x'z + yz$$

↳ same as C in full adder except that x is complemented.


$x'y'z$	00	01	11	10
xz	0	0	1	1
yz	1	1	1	0

x	y	z	B	D
0	0	0	0	0
0	0	1	1	1
0	1	1	1	0
1	0	0	0	1
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1


(4)

$x \setminus y \setminus z$	00	01	11	10	\equiv
0	0	0	1	1	$s = x \oplus y \oplus z$
1	1	1	0	0	$c = x'y'z + xy'z + xy$
\sum	1	1	1	0	$= xy + (x'y + xy')z$
\sum	1	1	1	0	$= xy + (x \oplus y)z$

Several ways to combine 1's for c .



logic diagram for FA




Block diagram for FA

Flip-Flops

- Digital Circuits

interconnection of flip-flop & gates
↓
combinational circuits.

- ① Combinational circuit
 - output at any given time are entirely dependent on the inputs present at the time
- ② Sequential circuit
 - include storage elements (Flip-flops)
 - Specified by a time sequence of external inputs, external outputs, and internal flip-flops binary states



Block diagram of a clocked synchronous sequential circuit.

Clocked Synchronous sequential Circuits

(5)


- empty signals that effect the storage element only at a discrete instance of time.
- synchronization is achieved by a timing device, called clock pulse generator that produces a train of clock pulses
- clock pulses are distributed throughout the system in such a way that storage elements are affected only with the arrival of the synchronization pulse.
- Seldom manifest instability problems, and timing is easily broken down into independent discrete steps, each of which may be considered separately.

Flip-Flops

- Storage elements employed in clocked sequential circuits.
- a binary cell capable of storing one bit of information.
- two outputs, one for the normal value and one for the complement value of the bit stored in it.
- maintains a binary state until directed by a clock pulse to switch states.

6

SR Flip-Flop (Set-Reset Flip-Flop)



when clock signal changes from 0 to 1

S	R	Q(t+1)	Q(t)	Notes
0	0	0	0	unchangd
0	1	1	0	cleans to 0
1	0	1	1	set to 1
1	1	?		Indeterminate

characteristic table

3 inputs: S (for set), R (for reset),
C (for clock)

may be 0 or 1
depending on
internal delays
that occur within
the circuit.

~~Output~~: Q, sometime has
complemented output

> in front of C: indicates dynamic input.

↓
flip-flop responds to a positive
transition (from 0 to 1) of the
input clock signal.

- no signal to the clock input C → no change of output of the circuit irrespective of the values S & R.
- clock signal changes from 0 to 1 → output of the circuit is affected according to the values of S & R.
- Binary State of Q output → $Q(t)$: present state
 $Q(t+1)$: next state.
- SR-flipflop is seldom used in practice as indeterminate condition makes SR flip flop difficult to manage.

D Flip-Flop (Data Flip Flop)

(7)

- Slight modification of the SR flip flop.
- SR flip flop connected to D flip flop by inserting an inverter between S & R and assigning the D to the ~~signat~~ single input.



Graphic Symbol

when {

clock symbol changes from 0 to 1

D	$Q(t+1)$
0	0 clear to 0
1	1 set to 1

characteristic table

- characteristic equation:

$$Q(t+1) = D$$

i.e., Q output of the D flip-flop receives its value from the D input every time ~~value for~~ that the clock signal goes through a transition from 0 to 1.


Advantage → only one input ~~is~~ D (excluding C)

Disadvantage → No input condition exists that will leave the state of the D flip-flop unchanged.

- No change condition $Q(t+1) = Q(t)$ can be achieved
 - either by disabling the clock signal
 - or by feeding the output back into the input so that clock pulses keep the state of the flip-flop unchanged.

JK Flip Flop

- A refinement of SR flip flop, ~~independent~~ indeterminate condition of SR flip flop is defined in JK flip flop.



when clock signal changes from 0 to 1

J	K	$Q(t+1)$	
0	0	$Q(t)$	No change
0	1	0	clear to 0
1	0	1	set to 1
1	1	$Q'(t)$	complement


Characteristic table

- J input equivalent to the S (Set) input of SR flip flop.
- K input equivalent to the R (Reset) input of SR flip flop
- JK flip flop has a complement condition

$$Q(t+1) = Q'(t)$$
 when both J & K are equal to 1.

T Flip flop (Toggle flip flop)

- obtained from JK flip flop when inputs J and K are connected to provide a single input designated by T.



clock transition from 0 to 1

T	$Q(t+1)$
0	$Q(t)$
1	$Q'(t)$


Characteristic table

- $T=0 (J=K=0)$
 - Clock transition does not change the state
- $T=1 (J=K=1)$
 - Clock toggles complement the state


9

Edge-Triggered Flip Flop

- Most common type of flip flop used to synchronise the state change during a clock pulse transition.
- Output transition occur at a specific level of the clock pulse.
- When pulse input level exceeds this threshold level, the inputs are locked out → flip flop is unresponsive to further changes in inputs until the clock pulse returns to 0 and another clock pulse occurs.



Positive edge-triggered D flip flop



Graphic Symbol



positive clock transition
output cannot change another clock pulse

(output transition of D flip flop occurs)



- a value of the D input is transferred to the Q output when the clock makes a positive transition
- The output cannot change when the clock is in the level 1, level 0 or in a transition from the level 1 to level 0.
- effective positive clock transition → usually a very small fraction of the total period of the clock pulse.

includes -

→ Setup time
(D input must remain at a const. value before the transition)

→ Hold time
(D input must not change after the positive transition)

Negative edge triggered D flip-flop



↙ (flip flop responds to a transition from level 1 to level 0 of the clock signal)

(output transition of D flip-flop)

Master-Slave Flip Flop

- Circuit consists of two flip flops
 - master, which responds to the high level of the clock.
 - slave, which responds to the low level of the clock
- Output changes during the 1-to-0 transition of the clock signal.
- Flip flops sometime provide special input / terminal for setting or clearing the flip flop asynchronously → preset and clear input
 - useful for bringing the flip flop to an initial state prior to its clocked operation
 - affect the flip flop on a low level of the input signal without the need of clock pulse

Excitation Tables

- input, present state → find next state (characteristic table)
- present state, next state → find the flip flop input conditions that cause the required transition (excitation table)

SR Flip Flop		S	R
$Q(t)$	$Q(t+1)$		
0	0	0	x
0	1	1	0
1	0	0	1
1	1	x	0

$$\underline{Q(t) = Q(t+1) = 1}$$

when

- no change
 $S=0, R=0$
- set to 1
 $S=1, R=0$

$$\underline{Q(t) = Q(t+1) = 0}$$

when

- no change
 $S=0, R=0$
- clear to 0
 $S=0, R=1$
- $S=0, R=K$

D flipflop

$Q(t)$	$Q(t+1)$	D
0	0	0
0	1	1
1	0	0
1	1	1

$$\begin{aligned} Q(t+1) &= Q'(t)D + Q(t)D \\ &= D \end{aligned}$$

JK flipflop

$Q(t)$	$Q(t+1)$	J	K
0	0	0	x
0	1	1	x
1	0	x	1
1	1	x	0

$$\begin{cases} Q(t) = Q(t+1) = 0 & \text{if no change } J=0, K=0 \\ & \text{if clear to 0 } J=0, K=1 \\ Q(t) = 0, Q(t+1) = 1 & \text{if } J=0, K=0 \\ & \text{if } J=1, K=1 \end{cases}$$


T flipflop

$Q(t)$	$Q(t+1)$	T
0	0	0
0	1	1
1	0	1
1	1	0

$$\begin{aligned} Q(t+1) &= Q'(t)T + Q(t)T' \\ &= Q(t) \oplus T \end{aligned}$$


Sequential Circuits

- external outputs are functions of both external inputs and present state of the flipflop.
- next state of flipflops is also functions of their present state & external inputs.



Example (Sequential Circuit)

- part of combinational circuit that generates the inputs to flip flops \rightarrow expressed boolean expression called flip flop input equations
- set of Boolean expressions \rightarrow interconnection among triggers in the combinational circuit.



Input : x

Output: y

$$\left. \begin{array}{l} D_A = Ax + Bx \\ D_B = A'x \end{array} \right\} \text{flip flop input equations}$$

$y = Ax' + Bx'$ \rightarrow external output, a fun. of external input & the state of the flip flop.

State Table : $D_A = Ax + Bx'$, $D_B = A'x$, $y = Ax' + Bx'$

Present State		Input x	Next State		Output y
A	B		A	B	
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	1
0	1	1	1	1	0
1	0	0	0	0	1
1	0	1	1	0	0
1	1	0	0	0	1
1	1	1	1	0	0




- present state \rightarrow states of flipflops A & B at any given time t
- input \rightarrow a value x for each possible present state.
- next state \rightarrow States of flipflops A & B are clocked period later at time (t+1)
- output \rightarrow a values of y for each present state and input condition.

State table for sequential circuit with m flipflops, n input variables & p output variables \rightarrow


\rightarrow m columns for present states } 2^{m+n} binary combinations
 n columns for inputs }

\rightarrow m columns for next state } function of present state and inputs.
 p columns for outputs } derives from the circuit.

State Diagram :




S	R	$Q(t+1)$
0	0	No change
0	1	0
1	0	1
1	1	undefined



Present State			Next State	
S	R	$Q(t)$	$Q(t+1)$	
0	0	0	0	{ no change }
0	0	1	1	{ no change }
0	1	0	0	{ clear to 0 }
0	1	1	1	0
1	0	0	1	1
1	0	1	1	1
1	1	0	undefined	undefined
1	1	1	1	1

(2)


D FlipFlop as a Modified SR FlipFlop



D	$Q(t+1)$
0	0
1	1

char. eq.
 $Q(t+1) = D$

JK FlipFlop as a modified SR FlipFlop




characteristic table

J	K	$Q(t+1)$
0	0	$Q(t)$
0	1	0
1	0	1
1	1	$Q'(t)$

No change
clear to 0
set to 1
complement

JK FlipFlop as a Mealy machine



- output is associated with each arc
- output is a fn of current state & int's input


(3)

Truth table for JK FlipFlop

Present State			Next State
J	K	$Q(t)$	$Q(t+1)$
0	0	0	0 } no change
0	0	1	1 }
0	1	0	0 } clear too
0	1	1	0 }
1	0	0	1 } set to 1
1	0	1	1 }
1	1	0	1 } complement
1	1	1	0 }


JK FlipFlop represented as a Moore Machine

- output is a function of only current state
- output associated with nodes/states




- Dropping reflexive arcs as output of the machine changes only when state changes
- State does not change through a reflexive arc.

Transforming JK to D Flip Flop



T FlipFlop as a modified SR FlipFlop (Toggle)



char. eq.

$$Q(t+1) = Q(t) \oplus T$$

Characteristic tables

S	R	$Q(t+1)$
0	0	$Q(t)$
0	1	0
1	0	1
1	1	indeterminate

D	$Q(t+1)$
0	0
1	1

$Q(t+1) = D$

J	K	$Q(t+1)$
0	0	$Q(t)$
0	1	0
1	0	1
1	1	$Q'(t)$

T	$Q(t+1)$
0	$Q(t)$ → no change
1	$Q'(t)$ complements

$$Q(t+1) = Q(t) \oplus T$$


(5)

Sequential Circuits

Example (Social Binary Adder) :


$$\begin{array}{r}
 \text{carry} \rightarrow 1 \quad 1 \\
 \hline
 \begin{array}{r} 0 \quad 1 \quad 1 \quad 0 \quad 0 \\ 0 \quad 1 \quad 1 \quad 1 \quad 0 \end{array} = x_1 \\
 \hline
 \begin{array}{r} 1 \quad 1 \quad 0 \quad 1 \quad 0 \end{array} = x_2 \\
 \hline
 \begin{array}{r} 1 \quad 1 \quad 0 \quad 1 \quad 0 \end{array} = Z
 \end{array}$$

Mealy machine



(State A \rightarrow carry 0)
 State B \rightarrow carry 1)

State diagram of a Serial Adder



$$y(t) = y(t+1)$$

$t \rightarrow$ Delay

y = state variable



x_1, x_2 = primary input variable

State table:

Present State	Next State Z			
	$x_1x_2 = 00$	$x_1x_2 = 01$	$x_1x_2 = 11$	$x_1x_2 = 10$
A	A, 0	A, 1	B, 0	A, 1
B	A, 1	B, 0	B, 1	B, 0

State Assignment (Present state)


carry $\rightarrow y$	(Next state) y				(output) Z			
	$x_1x_2 = 00$	$x_1x_2 = 01$	$x_1x_2 = 11$	$x_1x_2 = 10$	00	01	10	11
A	0	0	0	1	0	0	1	0
B	1	0	1	1	1	1	0	1



$$\begin{aligned}
 \text{logic eq. : } Z &= x'_1 x_2 y' + x_1 x_2' y' + x_1' x_2 y + x_1 x_2 y \\
 &= x_1 \oplus x_2 \oplus y
 \end{aligned}$$

Binary Counter

- one input ; one output
- counts binary no system upto 7 on input 1
- produces output value 1 for every 8 input 1 value
- if a count of 7 reached with next input 1 then repeat counter to its initial state , i.e., to a count of 0.



Present State	Next State		Z	
	$x=0$	$x=1$	$x=0$	$x=1$
$y_3\ y_2\ y_1$				
0 0 0	0 0 0	0 0 1	0	0
0 0 1	0 0 1	0 1 0	0	0
0 1 0	0 1 0	0 1 1	0	0
0 1 1	0 1 1	1 0 0	0	0
1 0 0	1 0 0	1 0 1	0	0
1 0 1	1 0 1	1 1 0	0	0
1 1 0	1 1 0	1 1 1	0	0
1 1 1	1 1 1	0 0 0	0	1



$Q(t)$	$Q(t+1)$	T
0	0	0
0	1	1
1	0	1
1	1	0

Excitation table for T FlipFlop

Excitation table for T Flip Flop for Binary Counter

$y_3 y_2 y_1$	$x=0$	$x=1$
	$T_3 \ T_2 \ T_1$	
0 0 0	0 0 0	0 0 1
0 0 1	0 0 0	0 1 1
0 1 0	0 0 0	0 0 1
0 1 1	0 0 0	1 1 1
1 0 0	0 0 0	0 0 1
1 0 1	0 0 0	0 1 1
1 1 0	0 0 0	0 0 1
1 1 1	0 0 0	1 1 1

Schewarian diagram of a modulo 8 binary counter with T Flip Flop:



$$\begin{aligned}
 T_2 &= y_3 y_2 y_1 x + y_3' y_2 y_1 x + y_3 y_2' y_1 x + y_3 y_2 y_1 x \\
 &= y_3' y_1 x + y_3 y_1 x = y_1 x
 \end{aligned}$$

$$T_3 = y_3' y_2 y_1 x + y_3 y_2 y_1 x = y_2 y_1 x$$

Z-map $Z = y_3 y_2 y_1 x$

logic equations :


$$T_1 = x$$

$$T_2 = xy_1$$

$$T_3 = xy_1y_2$$

$$I = xy_1y_2y_3$$


logic diagram :



Using SR Flip Flop :

- Excitation table for SR Flip Flop
- Excitation table for SR Flip Flop in modulo 8 binary ~~counter~~ Counter
- logic eq.
- logic diagram

The Sequence Detector




Present State	Next State, Output	
	$x=0$	$x=1$
A	B, 0	A, 0
B	C, 0	C, 0
C	D, 0	A, 0
D	B, 0	C, 1

A State Diagram


(Present State)	(next state)		(output)		
	y_1, y_2	$x=0$	$x=1$	$x=0$	$x=1$
A	00	01	00	0	0
B	01	01	11	0	0
C	10	10	00	0	0
D	11	01	11	0	1

Z-map




$$Z = y_1 y_2' x$$

y_1 -map




$$y_1 = y_1 y_2 x' + y_1' y_2 x + y_1 y_2' x$$

y_2 -map



$$y_2 = y_1' y_2 + y_1 y_2' + x' y_1'$$


Logic Diagram



Another State Diagram


	<u>y_1, y_2</u>	<u>$x=0$</u>		<u>$x=1$</u>	<u>z</u>	
	<u>y_1, y_2</u>	<u>00</u>	<u>01</u>	<u>00</u>	<u>$x=0$</u>	<u>$x=1$</u>
A	00	01	01	00	0	0
B	01	01	10	10	0	0
C	10	11	00	00	0	0
D	11	01	10	00	0	1

z -map




$$z = y_1 y_2 x$$

y_1 -map



$$y_1 = y_2 x + y_1 y_2' x'$$


y_2 -map



$$y_2 = x'$$

Modulo-8 binary Counter

Implementing with SR flip flop



Transition Table:

Present State	Next State		Z	
	x=0	x=1	x=0	x=1
S0 0 0 0	0 0 0	0 0 1	0	0
S1 0 0 1	0 0 1	0 1 0	0	0
S2 0 1 0	0 1 0	0 1 1	0	0
S3 0 1 1	0 1 1	1 0 0	0	0
S4 1 0 0	1 0 0	1 0 1	0	0
S5 1 0 1	1 0 1	1 1 0	0	0
S6 1 1 0	1 1 0	1 1 1	0	0
S7 1 1 1	1 1 1	0 0 0	0	1

(12)

Excitation Table for SR flip flops for the ~~the~~ transition table. in the previous page:

$y_3 y_2 y_1$	$x=0$			$x=1$		
	$S_3 R_3$	$S_2 R_2$	$S_1 R_1$	$S_3 R_3$	$S_2 R_2$	$S_1 R_1$
0 0 0	0-	0-	0-	0-	0-	1 0
0 0 1	0-	0-	- 0	0-	1 0	0 1
0 1 0	0-	- 0	0-	0-	- 0	1 0
0 1 1	0-	- 0	- 0	1 0	0 1	0 1
1 0 0	- 0	0-	0-	- 0	0-	1 0
1 0 1	- 0	0-	- 0	- 0	1 0	0 1
1 1 0	- 0	- 0	0-	- 0	- 0	1 0
1 1 1	- 0	- 0	- 0	0 1	0 1	0 1

$x=0, S_0 = 000$ goes to $S_0 = 000$

$y_1 = 0$, does not change $\rightarrow S_1 R_1 = 0-$

$y_2 = 0$, does not change $\rightarrow S_2 R_2 = 0-$

$y_3 = 0$, does not change $\rightarrow S_3 R_3 = 0-$

$x=1, S_0 = 000$ goes to $S_0 = 001$

y_1 changes from 0 to 1 $\rightarrow S_1 R_1 = 1 0$

$y_2 = 0$, does not change $\rightarrow S_2 R_2 = 0-$

$y_3 = 0$, does not change $\rightarrow S_3 R_3 = 0-$

change in y

from	to	S	R
0	0	0	-
0	1	1	0
1	0	0	1
1	1	-	0

S₁-map:

$$\begin{aligned} s_1 &= x(y_3'y_2'y_1' + y_3'y_2y_1' + y_3y_2'y_1' + y_3y_2y_1') \\ &= x(y_3'y_1' + y_3y_1') = xy_1' \end{aligned}$$

13

gramap:

$$R_1 = x(y_3'y_1 + y_3y_1)$$

$$= xy_1$$

Sq-map:

$$S_2 = x(y_3^T y_2^T y_1 + y_3 y_2^T y_1) \\ = x y_2^T y_1$$

R₂-map!

$$R_2 = x(y_3^1 y_2 y_1 + y_3 y_2 y_1) \\ = x y_2 y_1$$

Sz-map:

$$S_3 = x y_3' y_2 y_1$$

R₃-map:

$$R_3 = x y_3 y_2 y_1$$

2-map:

$$2 = x y_1 y_2 y_3$$


(14)

Logic Equation :

$$S_1 = xy_1' \quad , \quad S_2 = \underline{xy_1y_2'} \quad , \quad S_3 = \underline{\underline{xy_1y_2y_3'}}$$


$$R_1 = xy_1 \quad , \quad R_2 = \underline{xy_1y_2} \quad , \quad R_3 = \underline{\underline{xy_1y_2y_3}}$$

$$Z = xy_1y_2y_3$$




A Serial parity-bit generator:

- 3 bit message
- even parity used
- parity bit 1 to be inserted iff the number of 1's in the preceding string of three symbols is odd.



State diagram



→ B, D, F → correspond to even no. of 1's out of one, two & three incoming input symbols resp.

→ C, E, G → that to odd no. of 1's

→ from either F or G state, the machine goes to state A, regardless of the input symbol.

7 states → 3 state variables needed

→ one of the 8 states will not be assigned, considered as don't care

A State Assignment table :

Present State $y_1 y_2 y_3$	Next state		Z	
	$x=0$	$x=1$	$x=0$	$x=1$
A 0 0 0	B	C	0	0
B 0 1 0	D	E	0	0
C 0 1 1	E	D	0	0
D 1 1 0	F	G	0	0
E 1 1 1	G	F	0	0
F 1 0 0	A	A	0	0
G 1 0 1	A	A	1	1

- Use JK flip flop as memory element
Logic equations :

$$J_1 = y_2, J_2 = y_1', J_3 = xy_1' + xy_2$$

$$K_1 = y_2', K_2 = y_1, K_3 = y_2' + x$$

$$Z = y_2' y_3.$$