



IIT KHARAGPUR

NPTEL ONLINE
CERTIFICATION COURSES

PLACEMENT

PROF. INDRANIL SENGUPTA
DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING

Introduction


- A very important step in physical design cycle.
 - A poor placement requires larger area.
 - Also results in performance degradation.
- It is the process of arranging a set of modules on the layout surface.
 - Each module has fixed shape and fixed terminal locations.
 - A subset of modules may have pre-assigned positions (e.g., I/O pads).



IIT KHARAGPUR

NPTEL ONLINE
CERTIFICATION COURSES


Different Wire Length



IIT KHARAGPUR

NPTEL ONLINE
CERTIFICATION COURSES

Different Routability/Chip Area




IIT KHARAGPUR

NPTEL ONLINE
CERTIFICATION COURSES


Placement can Make a Difference

- Placement of MCNC benchmark circuit e64 (contains 230 4-LUT) on a FPGA.


Random Initial Placement



Final Placement



After Detailed Routing



IIT KHARAGPUR



NPTEL ONLINE
CERTIFICATION COURSES

The Placement Problem

- Inputs:
 - A set of modules with (a) well-defined shapes, and (b) fixed locations of pins.
 - A netlist.
- Requirements:
 - Find locations for each module so that no two modules overlap.
 - The placement is routable.
- Objectives:
 - Minimize layout area.
 - Reduce the length of critical nets.
 - Completion of routing.



IIT KHARAGPUR



NPTEL ONLINE
CERTIFICATION COURSES

Placement Problem at Different Levels

1. System-level placement

- Place all the PCBs together such that
 - Area occupied is minimum
 - Heat dissipation is within limits.

2. Board-level placement

- All the chips have to be placed on a PCB.
 - Area is fixed
 - All modules of rectangular shape
- Objective is to: (a) Minimize the number of routing layers,
(b) Meet system performance requirements.



IIT KHARAGPUR

NPTEL ONLINE
CERTIFICATION COURSES

7

3. Chip-level placement

- Normally, floorplanning / placement carried out along with pin assignment.
- Limited number of routing layers (2 to 4).
 - Bad placements may be unroutable.
 - Can be detected only later (during routing).
 - Costly delays in design cycle.
- Minimization of area.



IIT KHARAGPUR

NPTEL ONLINE
CERTIFICATION COURSES

8

Problem Formulation

- Notations:

- B_1, B_2, \dots, B_n : modules/blocks to be placed
 w_i, h_i : width and height of $B_i, 1 \leq i \leq n$
 $N = \{N_1, N_2, \dots, N_m\}$: set of nets (i.e. the netlist)
 $Q = \{Q_1, Q_2, \dots, Q_k\}$: rectangular empty spaces for routing
 L_i : estimated length of net $N_i, 1 \leq i \leq m$



IIT KHARAGPUR

NPTEL ONLINE
CERTIFICATION COURSES

9

- The problem:

Find rectangular regions $R = \{R_1, R_2, \dots, R_n\}$ for each of the blocks such that


- Block B_i can be placed in region R_i .
- No two rectangles overlap, $R_i \cap R_j = \Phi$.
- Placement is routable (Q is sufficient to route all nets).
- Total area of rectangle bounding R and Q is minimized.
- Total wire length $\sum L_i$ is minimized.
- For high performance circuits, $\max \{L_i \mid i=1,2,\dots,m\}$ is minimized.
- General problem is NP-complete.
- Algorithms used are heuristic in nature.



IIT KHARAGPUR

NPTEL ONLINE
CERTIFICATION COURSES

10



Interconnection Topologies

- The actual wiring paths are not known during placement.
 - For making an estimation, a placement algorithm needs to model the topology of the interconnection nets.
 - An interconnection graph structure is used.
 - Vertices are terminals, and edges are interconnections.
- Estimation of wire length is important.

Estimation of Wirelength

- The speed and quality of estimation has a drastic effect on the performance of placement algorithms.
 - For 2-terminal nets, we can use Manhattan distance as an estimate.
 - If the end co-ordinates are (x_1, y_1) and (x_2, y_2) , then the wire length

$$L = |x_1 - x_2| + |y_1 - y_2|$$
- How to estimate length of multi-terminal nets?



IIT KHARAGPUR


NPTEL ONLINE
CERTIFICATION COURSES

13

Modeling of Multi-terminal Nets

1. Complete Graph

- ${}^nC_2 = n(n-1)/2$ edges for a n-pin net.
- A tree has $(n-1)$ edges which is $2/n$ times the number of edges of the complete graph.
- Length is estimated as $2/n$ times the sum of the edge weights.




IIT KHARAGPUR

NPTEL ONLINE
CERTIFICATION COURSES

14

2. Minimum Spanning Tree

- Commonly used structure.
- Branching allowed only at pin locations.
- Easy to compute.




IIT KHARAGPUR

NPTEL ONLINE
CERTIFICATION COURSES

15

3. Rectangular Steiner Tree

- A Steiner tree is the shortest route for connecting a set of pins.
- A wire can branch from any point along its length.
- Problem of finding Steiner tree is NP-complete.




IIT KHARAGPUR

NPTEL ONLINE
CERTIFICATION COURSES

16

4. Semi Perimeter

- Efficient and most widely used.
- Finds the smallest bounding rectangle that encloses all the pins to be connected.
- Estimated wire length is half the perimeter of this rectangle.
- Always underestimates the wire length for congested nets.



IIT KHARAGPUR

NPTEL ONLINE
CERTIFICATION COURSES

17

Design Style Specific Issues

- The main issues in placement can differ depending on the design style used.
 - For instance, in standard cell based design style, the floorplanning and placement problems are the same.
- We discuss the main issues relating to the ASIC design styles:
 - Full custom, standard cell, and gate array.



IIT KHARAGPUR

NPTEL ONLINE
CERTIFICATION COURSES

18

- Full Custom

- Placing a number of blocks of various shapes and sizes within a rectangular region.
- Irregularity of block shapes may lead to unused areas.
- Both floorplanning and placement steps are required.
- May require iterations, where the layout may be modified at each step.



- Standard Cell

- The problem of floorplanning and placement are the same in this design style.
- Minimization of the layout area means:
 - Minimize sum of channel heights.
 - Minimize width of the widest row.
 - All rows should have equal width.
- Over-the-cell routing leads to almost *channel-less* standard cell designs.



- Gate Arrays

- The problem of partitioning, floorplanning and placement are the same in this design style.
- For FPGAs, the partitioned sub-circuit may be a complex netlist.
 - Map the netlist to one or more basic blocks or LUTs (placement).




IIT KHARAGPUR

NPTEL ONLINE
CERTIFICATION COURSES

21

Classification of Placement Algorithms



IIT KHARAGPUR

NPTEL ONLINE
CERTIFICATION COURSES

22

Simulated Annealing

- Simulation of the annealing process in metals or glass.
 - Avoids getting trapped in local minima.
 - Starts with an initial placement.
 - Incremental improvements by exchanging blocks, displacing a block, etc.
 - Moves which decrease cost are always accepted.
 - Moves which increase cost are accepted with a probability that decreases with the number of iterations.
- Timberwolf is one of the most successful placement algorithms based on simulated annealing.



IIT KHARAGPUR

NPTEL ONLINE
CERTIFICATION COURSES

23

Force Directed Placement

- Explores the similarity between placement problem and classical mechanics problem of a system of bodies attached to springs.
- The blocks connected to each other by nets are supposed to exert attractive forces on each other.
 - Magnitude of this force is directly proportional to the distance between the blocks.
 - Analogous to Hooke's law in mechanics.
 - Final configuration is one in which the system achieves equilibrium.



IIT KHARAGPUR

NPTEL ONLINE
CERTIFICATION COURSES

24

- A cell i connected to several cells j experiences a total force

$$F_i = \sum_j (w_{ij} * d_{ij})$$

where w_{ij} is the weight of connection between i and j

d_{ij} is the distance between i and j .

- If the cell i is free to move, it would do so in the direction of force F_i until the resultant force on it is zero.
- When all cells move to their *zero-force target locations*, the total wire length is minimized.



- For cell i , if (x_i^0, y_i^0) represents the zero-force target location, by equating the x- and y-components of the force to zero, we get
- Solving for x_i^0 and y_i^0 , we get
- Care should be taken to avoid assigning more than one cell to the same location.

$$\sum_j w_{ij} \cdot (x_j^0 - x_i^0) = 0$$


$$\sum_j w_{ij} \cdot (y_j^0 - y_i^0) = 0$$

$$x_i^0 = \frac{\sum_j w_{ij} \cdot x_j}{\sum_j w_{ij}}$$

$$y_i^0 = \frac{\sum_j w_{ij} \cdot y_j}{\sum_j w_{ij}}$$



Example




- A circuit with one gate and four I/O pads.
- The four pads are to be placed on the four corners of a 3x3 grid.
- The weights of the wires connected to the gate are: $w_{vdd}=8$, $w_{out}=10$, $w_{in}=3$, and $w_{gnd}=3$.
- Find the zero-force target location of the gate inside the grid.



IIT KHARAGPUR

NPTEL ONLINE
CERTIFICATION COURSES

27



$$x_i^0 = \frac{\sum_j w_{ij} \cdot x_j}{\sum_j w_{ij}} = \frac{w_{vdd} \cdot x_{vdd} + w_{out} \cdot x_{out} + w_{in} \cdot x_{in} + w_{gnd} \cdot x_{gnd}}{w_{vdd} + w_{out} + w_{in} + w_{gnd}}$$


$$= \frac{8 \times 0 + 10 \times 2 + 3 \times 0 + 3 \times 2}{8 + 10 + 3 + 3} = \frac{26}{24} = 1.083$$



IIT KHARAGPUR

NPTEL ONLINE
CERTIFICATION COURSES

28



$$y_i^o = \frac{\sum_j w_{ij} \cdot y_j}{\sum_j w_{ij}} = \frac{w_{vdd} \cdot y_{vdd} + w_{out} \cdot y_{out} + w_{in} \cdot y_{in} + w_{gnd} \cdot y_{gnd}}{w_{vdd} + w_{out} + w_{in} + w_{gnd}}$$

$$= \frac{8 \times 2 + 10 \times 2 + 3 \times 0 + 3 \times 0}{8 + 10 + 3 + 3} = \frac{36}{24} = 1.50$$




IIT KHARAGPUR

NPTEL ONLINE
CERTIFICATION COURSES

29

- The zero-force location for the gate is (1.083, 1.50) that can be approximated to the grid location (1,2).



IIT KHARAGPUR

NPTEL ONLINE
CERTIFICATION COURSES

30

Force Directed Approach for Constructive Placement

- The basic approach can be generalized for constructive placement.
 - Starting with some initial placement, one module is selected at a time, and its zero-force location F_i computed.
 - The process can be iterated to improve upon the solution obtained.
 - The order of the cells can be random or driven by some heuristic.
 - Select the cell for which F_i is maximum.



- If the zero-force location is occupied by another cell q , then several options to place the cell p under consideration exist.
 1. Move p to a location close to q .
 2. Evaluate the change in cost if p is swapped with q . If the cost decreases, only then is the swap made.
 3. **Ripple move:** The cell p is placed in the computed location, and a new zero-force location is computed for the displaced cell q . The procedure is continued until all the cells are placed.
 4. **Chain move:** The cell p is placed in the computed location, and the cell q is moved to an adjacent location. If the adjacent location is occupied by a cell r , then r is moved to its adjacent location, and so on, until a free location is finally found.



Simulated Annealing Algorithm

Algorithm SA_Placement

```

begin
  T = initial_temperature;
  P = initial_placement;
  while ( T > final_temperature) do
    while (no_of_trials_at_each_temp not yet completed) do
      new_P = PERTURB (P);
      ΔC = COST (new_P) – COST (P);
      if (ΔC < 0) then
        P = new_P;
      else if (random(0,1) > exp(ΔC/T)) then
        P = new_P;
      T = SCHEDULE (T);    /** Decrease temperature **/
    end
  end

```



IIT KHARAGPUR

NPTEL ONLINE
CERTIFICATION COURSES

33

TimberWolf

- One of the most successful placement algorithms.
 - Developed by Sechen and Sangiovanni-Vincentelli.
- Parameters used:
 - Initial_temperature = 4,000,000
 - Final_temperature = 0.1
 - $SCHEDULE(T) = \alpha(T) \times T$
 - $\alpha(T)$ specifies the cooling rate which depends on the current temperature.
 - $\alpha(T)$ is 0.8 when the cooling process just starts.
 - $\alpha(T)$ is 0.95 in the medium range of temperature.
 - $\alpha(T)$ is 0.8 again when temperature is low.



IIT KHARAGPUR

NPTEL ONLINE
CERTIFICATION COURSES

34

The PERTURB Function

- New configuration is generated by making a weighted random selection from one of the following moves:
 - M1.** The displacement of a block to a new location.
 - M2.** The interchange of locations between two blocks.
 - M3.** An orientation change for a block.
 - Mirror image of the block's x-coordinate.
 - Used only when a new configuration generated using alternative M1 is rejected.







IIT KHARAGPUR

NPTEL ONLINE
CERTIFICATION COURSES

35

Illustration of the Moves



IIT KHARAGPUR

NPTEL ONLINE
CERTIFICATION COURSES

Move Selection

- Timberwolf first tries to select a move between M1 and M2.
 $\text{Prob}(M1) = 4/5$
 $\text{Prob}(M2) = 1/5$
- If a move of type M1 is chosen (for certain module) and it is rejected, then a move of type M3 (for the same module) will be chosen with probability 1/10.
- Restriction on:
 - How far a module can be displaced
 - What pairs of modules can be interchanged




IIT KHARAGPUR

NPTEL ONLINE
CERTIFICATION COURSES

Move Restriction

Range Limiter:

- At the beginning, R is very large, big enough to contain the whole chip.
- Window size shrinks slowly as the temperature decreases. In fact, height and width of $R \propto \log(T)$.
- Stage 2 begins when window size are so small that no inter-row modules interchanges are possible.



IIT KHARAGPUR

NPTEL ONLINE
CERTIFICATION COURSES

The COST Function

- The cost of a solution is computed as:
$$\text{COST} = \text{cost1} + \text{cost2} + \text{cost3}$$

where cost1 : weighted sum of estimated length of all nets
cost2 : penalty cost for overlapping
cost3 : penalty cost for uneven length among standard cell rows.

 - Overlap is not allowed in placement.
 - Computationally complex to remove all overlaps.
 - More efficient to allow overlaps during intermediate placements.
 - Cost function (cost2) penalizes the overlapping.



IIT KHARAGPUR

NPTEL ONLINE
CERTIFICATION COURSES

39

Summary

- Timberwolf is one of the very successful placement tools.
- Gives good placement for standard cell based designs.



IIT KHARAGPUR

NPTEL ONLINE
CERTIFICATION COURSES

40

Breuer's Algorithm

- Partitioning technique used to generate placement.
- The given circuit is repeatedly partitioned into two sub-circuits.
 - At each level of partitioning, the available layout area is partitioned into horizontal and vertical subsections alternately.
 - Each of the sub-circuits is assigned to a subsection.
 - Process continues till each sub-circuit consists of a single gate, and has a unique place on the layout area.



IIT KHARAGPUR

NPTEL ONLINE
CERTIFICATION COURSES

41

- Several cut-oriented sequences have been proposed.
 - Cutsizes are minimized during partitioning.
- We shall illustrate two alternate cut sequences proposed by Breuer:
 1. Quadrature mincut placement
 2. Recursive bipartitioning mincut placement




IIT KHARAGPUR

NPTEL ONLINE
CERTIFICATION COURSES

42

An Example Block Level Netlist



- The thick edges have a weight of 1, and the thin edges have a weight of 0.5.



IIT KHARAGPUR

NPTEL ONLINE
CERTIFICATION COURSES

43

Quadrature Mincut Placement


- The layout is divided into 4 units with two cutlines, one vertical and one horizontal, both passing through the center.
- The above division procedure is then recursively applied to each quarter of the layout cut until the entire layout is divided into slots of desired size.



IIT KHARAGPUR



NPTEL ONLINE
CERTIFICATION COURSES

44



Recursive Bipartitioning Mincut Placement

- The layout is repeatedly divided recursively using horizontal and vertical cutlines as illustrated.



Terminal Propagation Algorithm

- Partitioning algorithms merely reduce net cut.
- Direct use of partitioning algorithms would increase net length.
 - Also increases congestion in the channels.
- To prevent this, terminal propagation is used.
 - When a net connecting two terminals is cut, a dummy terminal is propagated to the nearest pin on the boundary.
 - When this dummy terminal is generated, the partitioning algorithm will not assign the two terminals in each partition into different partitions, as this would not result in a minimum cut.




IIT KHARAGPUR

NPTEL ONLINE
CERTIFICATION COURSES

49

Illustration :: Terminal Propagation



IIT KHARAGPUR

NPTEL ONLINE
CERTIFICATION COURSES

50

Cluster Growth

- In this constructive placement algorithm, bottom-up approach is used.
- Blocks are placed sequentially in a partially completed layout.
 - The first block (seed) is usually placed by the user.
 - Other blocks are selected and placed one by one.
- Selection of blocks is usually based on connectivity with placed blocks.

Contd.

- Layouts produced are not usually good.
 - Does not take into account the interconnections and other circuit features.
- Useful for generating initial placements.
 - For iterative placement algorithms.

Algorithm Cluster_Growth

```

begin
  B = set of blocks to be placed;
  Select a seed block S from B;
  Place S in the layout;
  B = B - S;
  while (B  $\neq \phi$ ) do
    begin
      Select a block X from B;
      Place X in the layout;
      B = B - X;
    end;
  end

```



IIT KHARAGPUR

NPTEL ONLINE
CERTIFICATION COURSES

53

Performance Driven Placement

- The delay at chip level plays an important role in determining the performance of the chip.
 - Depends on interconnecting wires.
- As the blocks in a circuit becomes smaller and smaller:
 - The size of the chip decreases.
 - Interconnection delay becomes a major issue in high-performance circuits.
- Placement algorithms for high-performance chips:
 - Allow routing of nets within timing constraints.



IIT KHARAGPUR

NPTEL ONLINE
CERTIFICATION COURSES

54

- Two major categories of algorithms:

1. Net-based approach

- Try to route the nets to meet the timing constraints on the individual nets instead of considering paths.
- The timing requirement for each net has to be decided by the algorithm.
- Usually a pre-timing analysis generates the bounds on the net-lengths which must be satisfied during placement.

2. Path-based approach

- Critical paths in the circuit are considered.
- Try to place the blocks in a manner that the path length is within the timing constraint.

