













- Can be classified into two categories:
  - 1. <u>Time frame expansion</u>
    - A model of the circuit is created such that tests can be generated by a combinational ATPG tool.
    - Efficient for circuits described at the gate level.

7

 Efficiency degrades significantly with cyclic structure, multiple-clocks, or asynchronous logic.









































| Circuit                     | s1196      | s1238      | s1488  | s1494  |
|-----------------------------|------------|------------|--------|--------|
| PI                          | 14         | 14         | 8      | 8      |
| PO                          | 14         | 14         | 19     | 19     |
| FF                          | 18         | 18         | 6      | 6      |
| Gates                       | 529        | 508        | 653    | 647    |
| Structure                   | Cycle-free | Cycle-free | Cyclic | Cyclic |
| Seq. depth                  | 4          | 4          |        |        |
| Total faults                | 1242       | 1355       | 1486   | 1506   |
| Detected faults             | 1239       | 1283       | 1384   | 1379   |
| Potentially detected faults | 0          | 0          | 2      | 2      |
| Untestable faults           | 3          | 72         | 26     | 30     |
| Abandoned faults            | 0          | 0          | 76     | 97     |
| Fault coverage (%)          | 99.8       | 94.7       | 93.1   | 91.6   |
| Max. sequence length        | 3          | 3          | 24     | 28     |
| Total test vectors          | 313        | 308        | 525    | 559    |
| Gentest CPU s (Sparc 2)     | 10         | 15         | 19941  | 19183  |
|                             |            |            |        |        |

## Summary

- Combinational ATPG algorithms are extended:
  - Time-frame expansion unrolls time as combinational array
  - Nine-valued logic system
  - Justification via backward time
- Cycle-free circuits:
  - Require at most dseq time-frames
  - Always initializable
- Cyclic circuits:
  - May need 9Nff time-frames
  - Circuit must be initializable
  - Partial scan can make circuit cycle-free

29