CAD for VLSI Design (CS61068, 3-1-0)

http://144.16.192.60/~isg/CAD/



References

- 1. R.H. Katz, "Contemporary logic design", Addison-Wesley Pub. Co., 1993.
- M.J.S. Smith, "Application-specific integrated circuits", Addison-Wesley Pub. Co., 1997.
- 3. S. Ramachandran, "Digital VLSI systems design", Springer, 2007.
- 4. M.L. Bushnell and V.D. Agrawal, "Essentials of Electronic Testing", Kluwer Academic Publishers, 2000.
- 5. J. Bhasker, "Verilog VHDL synthesis: a practical primer", B S Publications, 1998.
- 6. D.D. Gajski, N.D. Dutt, A.C. Wu and A.Y. Yin, "High-level synthesis: introduction to chip and system design", Kluwer Academic Publishers, 1992.
- 7. M. Sarrafzadeh and C.K. Wong, "An introduction to physical design", McGraw Hill, 1996.
- 8. N.A. Sherwani, "Algorithms for VLSI physical design automation", Kluwer Academic Publishers, 1999.
- 9. S.M. Sait and H. Youssef, "VLSI physical design automation: theory and practice", World Scientific Pub. Co., 1999.

CAD for VLSI, IIT Kharagpur

3

























| Peoloan behavioral apositization for Cy | |
|---|----|
| boolean benavioral specification for Cy | |
| primitive carry (cy, a, b, c); | |
| input a, b, c; | |
| output cy; | |
| table | |
| // a b c co | |
| 11?:1; | |
| 1 ? 1 : 1; | |
| ? 1 1 : 1; | |
| 00?:0; | |
| 0?0:0; | |
| ? 0 0 : 0; | |
| endtable | |
| endprimitive | |
| CAD for VLSI, IIT Kharagpur | 16 |















